

ਸੁਆਗਤਮ

সুস্বাগতম

ଖुस्वागतम् நல்வரவு ସୁସ୍ୱାଗତମ సుస్వాగతం

Ministry of Electronics & Information Technology



NPSF User Workshop 2023 24 July – 24 Aug

> Presentation On


NVIDIA Accelerated Computing

Arihenth Vijayan – Quantiphi 25th July
















Evolving Nature of Workloads Driving Accelerated Computing

Innovation Powered by Fusion of AI and Scientific Computing (HPC) Across Every Industry










One Vísíon. One Goal... Advanced Computing for Human Advancement...



Scientific Computing (HPC)

DRUG DISCOVERY








Getting Million-X Speedups to Power Al and Scientific Computing

Accelerated Computing + AI Provides the Compute Required








Getting Million-X Speedups to Power Al and Scientific Computing

Accelerated Computing + AI Provides the Compute Required









Getting Million-X Speedups to Power AI and Scientific Computing

Accelerated Computing + AI Provides the Compute Required












Getting Million-X Speedups to Power AI and Scientific Computing

Accelerated Computing + AI Provides the Compute Required



One Vísíon. One Goal... Advanced Computing for Human Advancement...




MOLECULAR DYNAMICS + GPU (NAMD)



Getting Million-X Speedups to Power Al and Scientific Computing

Accelerated Computing + AI Provides the Compute Required



One Vísíon. One Goal... Advanced Computing for Human Advancement...




MOLECULAR DYNAMICS (NAMD)



Getting Million-X Speedups to Power AI and Scientific Computing

Accelerated Computing + AI Provides the Compute Required











Massive Leaps in Delivered Application Performance

Accelerated Computing Significantly Outperforms Moore's Law Based CPU-Architectures





Left Panel: Geometric mean of application speedups vs. P100 | benchmark applications | Amber [PME-Cellulose NVE], Chroma [HMC], GROMACS [ADH Dodec], MILC [Apex Medium], NAMD [stmv nve cuda], PyTorch (BERT Large Fine Tuner], Quantum Espresso [AUSURF112-jR]; TensorFlow [ResNet-50], VASP 6 [Si Huge], [GPU node: with dual-socket CPUs with 4x P100, V100, or A100 GPUs. H100 values shown for 2022 projected performance subject to change Center Panel: Per-chip performance is not a primary metric of MLPerfTM Training. All accelerator based on 8-chip submissions and closest chip count used for Intel Sapphire Rapids results, normalized to A100 | Format: Chip count, submitter, MLPerf ID | BERT: 8x NVIDIA 2.1-2091, 16x Intel 2.1-2089 | MLPerf[™] name and logo are trademarks. See <u>www.mlperf.org</u>. for more information. Right Panel: Energy Efficiency based on re-production of latest commercially available A100 results and latest available A100 results with A100 vs H100 GPU results MLPerf (2.1) inference | Cost/Space comparison example based on latest

available NVIDIA A100 GPU and Intel CPU inference results in the commercially available category of the MLPerf (1.1) industry benchmark











NVIDIA GPU DPU and CPU Drive Full Stack Performance

State-of-the-Art Hardware Portfolio and Relentless Software Execution










NVIDIA DGX A100



DGX A100



GAME-CHANGING PERFORMANCE FOR INNOVATORS



One Vísíon. One Goal... Advanced Computing for Human Advancement...




10x Mellanox ConnectX-6 200Gb/s Network Interface

500GB/sec Peak Bi-directional Bandwidth

Dual 64-core AMD Rome CPUs and 2TB RAM

3.2X More Cores to Power the Most Intensive AI Jobs

8x NVIDIA A100 GPUs with 640GB Total GPU Memory







Description SUPERCHARGING HIGHEST PERFORMING AI SUPERCOMPUTING GPU


		医结肠周周膜周周周周周周周周周周周周周周周周周周周周周周周周周周周周周周周周周周
		医结肠 医胆酸 医胆酸 医胆酸 医胆酸 医胆酸
	CT 255	***

		**

80GB HBM2e For largest datasets and models



2TB/s + World's highest memory bandwidth to feed the world's fastest GPU




3rd Gen Tensor Core





Multi-Instance GPU



One Vísíon. One Goal... Advanced Computing for Human Advancement...



सी डैक Срас । ज्ञानादेव तु केवल्यम





DGX A100

TF32 TENSOR CORES : 20X Higher FLOPS for AI, Zero Code Change


NVIDIA V100 FP32

NVIDIA A100 Tensor Core TF32 with Sparsity
















DGX A100 PERFORMANCE

Up to 3X Higher Throughput on DGX A100 640GB

DLRM Training




Large Model Training

DLRM (Huge CTR framework), FP16 precision | 1x DGX A100 640GB batch size = 48 | 2x DGX A 100 320GB batch size = 32 | 1x DGX-2 (16x V100 32GB) batch size =

32. Speedups normalized to number of GPUs

RNN-T Inference

Up to 1.25X Higher Throughput for AI Inference



Inference on MIG

MLPerf 0.7 Single stream latency, RNN-T measured with [1/7] MIG slices. Framework: TensorRT 7.2, dataset = LibriSpeech, FP16 precision


One Vísíon. One Goal... Advanced Computing for Human Advancement...





2X Faster Query Execution

30 Queries on 1TB dataset



Analyzing Datasets

GPU-BDB | 30 analytical retail queries, ETL, ML, NLP on 1TB dataset 1x DGX-1 V100 256GB | 1x DGX A100 320GB | 1x DGX A100 640GB RAPIDS 0.19, Dask 2021.03.1, UCX 1.9

💿 nvidia.

NVIDIA DGX SuperPOD






NVIDIA DGX SUPERPOD

Next generation AI supercomputing infrastructure

The DGX SuperPod is designed to minimize system bottlenecks and maximize performance for the diverse nature of AI and HPC workloads. It provides:

- A modular architecture constructed from Scalable Units.
- A hardware and software infrastructure built around the DGX SuperPod
- The ability to quickly deploy and update the system.
- Management and monitoring services configured for High Availability (HA).










DGX SUPERPOD REFERENCE ARCHITECTURE

Codesigned by DL scientists, application performance engineers and system architects




Compute

Powerful nodes each with 8 NVIDIA A100 GPUs, a large memory footprint, and NVLink / NVSwitch based fast connections between the GPUs for computing to support the variety of DL models in use.

•
•
•

Storage

A storage hierarchy that can provide maximum performance for the needs of various dataset structures.



Network

A low-latency, high-bandwidth, HDR InfiniBand interconnect designed with the capacity and topology to minimize bottlenecks.

The basic unit of SuperPod is a Scalable Unit (SU) with 20 DGX A100 nodes, InfiniBand networking components and storage






NVIDIA Deep Learning Frameworks and Tools





NVIDIA COMPUTING PLATFORM

Frameworks and Tools










COMPONENTS OF A TYPICAL AI PIPELINE












LLM and Speech Tools/Frameworks

Toolkit for Building SOTA Conversational Models - NVIDIA NeMo Framework / Toolkit

- NVIDIA NeMo[™] is an end-to-end cloud-native enterprise framework for developers to build, customize, and deploy generative AI models with billions of parameters.
- Toolkit/Framework for Conversational AI
 - Speech
 - ASR
 - TTS
 - Large Language Models (LLM)
 - Natural Language Processing (NLP)
- Support Expanding Set of Languages:
 - 8 for ASR
 - 5 for NLU










LLM and Speech Tools/Frameworks

Toolkit for Building SOTA Conversational Models NVIDIA RIVA - Simple end-to-end workflow for making enabled based conversational application



- Highly customizable \rightarrow highly accurate
- GPU-accelerated \rightarrow real-time
- Highly scalable: hundreds of thousands of concurrent users
- Deployable everywhere: on-prem, all clouds, edge, embedded









LLM and Speech Tools/Frameworks


Toolkit for Building SOTA Conversational Models NVIDIA RIVA


- SOTA OOTB models trained for 1M+ hrs on 70K hrs of speech
- Support for:
 - 7 languages: English, Spanish, Mandarin, Hindi, Russian, German, & French
 - 5 coming soon: Japanese, Arabic, Korean, Portuguese, & Italian
- 2X accuracy improvement with customizations for:
 - Industry specific jargon
 - Accents & dialects
 - Noisy environments
- Real-time performance far below 300ms for interactive speech apps
- High scale of 100s thousands of concurrent streams
- Runs anywhere: all clouds, on-prem, at the edge, embedded

















NVIDIA Modulus


What it is:


- Framework for developing physics-ML models AI framework for science & engineering problems
- Uses simulation and observation data and governing physics equations


to generate a robust Digital Twin mode

What it is not:

- Not a solver
- Not a simulation platform.














GPU-based supercomputing in the qC ecosystem

Researching the Quantum Computers of Tomorrow with the Supercomputers of Today



- What quantum algorithms are most promising for near-term or long-term quantum advantage?
- What are the requirements (number of qubits and error rates) to realize quantum advantage?
- What quantum processor architectures are best suited to realize valuable quantum applications?


How can we integrate classical HPC systems with quantum computers in an optimal way?

One Vísíon. One Goal... Advanced Computing for Human Advancement...



Hybrid Classical/Quantum Applications

Impactful QC applications (e.g. simulating quantum materials and systems) will require classical supercomputers with quantum co-processors




• How can we make use of accelerated classical computing to solve the difficult computational problems needed to use quantum computers effectively?

• How can we enable researchers to easily test quantum algorithms for their applications?





Two Leading Quantum Circuit Simulation Approaches



State vector simulation "Gate-based emulation of a quantum computer"


•	Maintain full 2 ⁿ qubit vector state in memory		Uses te
•	Update all states every timestep, probabilistically sample n		reduce
	of the states for measurement		Can sim
Memory capacity & time grow exponentially w/ # of qubits - practical limit around 50 qubits on a supercomputer			practica

Can model either ideal or noisy qubits

GPUs are a great fit for either approach

One Vision. One Goal... Advanced Computing for Human MAdvancement...





Tensor networks


"Only simulate the states you need"

ensor network contractions to dramatically memory for simulating circuits

nulate 100s or 1000s of qubits for many al quantum circuits












NVIDIA HPC SDKs





NVIDIA HPC SDK

Available at developer.nvidia.com/hpc-sdk, on NGC, via Spack, and in the Cloud



Develop for the NVIDIA Platform: GPU, CPU and Interconnect Libraries | Accelerated C++ and Fortran | Directives | CUDA 7-8 Releases Per Year | Freely Available









HPC Compilers

NVC | NVC++ | NVFORTRAN







Accelerated A100 Automatic


Programmable


Standard Languages Directives CUDA



One Vísíon. One Goal... Advanced Computing for Human Advancement...







Multi-Platform

x86_64 Arm OpenPOWER






PROGRAMMING THE NVIDIA PLATFORM

CPU, GPU, and Network

ACCELERATED STANDA ISO C++, ISO Fo			INCREMENTAL POP OpenA		
<pre>std::transform(par, x, x) [=](float x, float a*x; }); do concurrent (i = 1:n) y(i) = y(i) + a*x(i) enddo</pre>	κ+n, y, y,		<pre>#pragma acc data cd std::transform(par, [=](float x, f, return y + }); } #pragma omp target</pre>	, x, loat a*x	x+n, y, y, y) { ;
<pre>import cunumeric as np def saxpy(a, x, y): y[:] += a*x</pre>			<pre>std::transform(par, [=](float x, f return y + }); }</pre>	loat a*x	; ;
		ACCELERATION LIBRARIES			
Core	Math		Communication		Data Analytics










NVIDIA MATH LIBRARIES


Linear Algebra, FFT, RNG and Basic Math












HPC-X Optimized whole-system communications

NVSHMEM Low-latency PGAS programming

Multi-GPU Programming Models [S31050]

One Vísíon. One Goal... Advanced Computing for Human Advancement...






NCCL Multi-node collectives for accelerators









Profilers: Nsight Systems, Nsight Compute, CUPTI, NVIDIA Tools eXtension (NVTX) High-level overview of the utilization for compute and memory resources of the GPU. For each unit, the Speed Of Light (SOL) repo 0.02 Duration [usecond] 0.39 Elapsed Cycles [cycle] 2,93 14.43 SM Active Cycles [cycle] 20.7 0.39 SM Frequency [cycle/nsecond] 0.34 DRAM Enequency [cycle/r Floating Point Operations Roofling 10.000 **IDE integrations:** Nsight Eclipse Edition Nsight Visual Studio Edition Nsight Visual Studio Code Edition 8 🖻 🗊 Debug - vectorAdd/src/vectorAdd.cu - Nsight File Edit Source Refactor Navigate Search Project Run Wind 😫 🍄 ቬ 🚷 📑 🔻 🔚 💼 👘 🔻 🗘 🔻 🖓 🖛 🕼 👘 💷 🔳 💦 🔍 👁 Le 🗰 🗮 🛒 👷 🛛 🙀 🚽 i 🕶 🍟 🗖 🖾 🚧 Variables 💁 Breakpoints 👩 CUDA 🛿 🔪 🛋 Modules - -🔻 🇊 vectorAdd {0} [device: gk110 (0)] (Breakpoint) 📌 🛛 🗖 🔄 🔻 CUDA Thread (0,0,0) Block (0,0,0) 👔 📼 🛛 🔍 Search CUDA Information CUDA Thread (1.0.0) Block (0.0) ▼ 🏠 (0,0,0) 256 threads of 256 are runr SM 11 Block (0,0,0) [sm: 11] 🗳 (0,0,0) Warp 0 Lane 0 🚺 vectorAdd.cu:36 (0x9a653(CUDA Thread (0,0,0) [warp: 0 lane: 0] (vectorAdd.cu:36) 🗳 (1,0,0) Warp 0 Lane 1 🖻 vectorAdd.cu:36 (0x9a653 🗖 🗖 🔚 Outline 🟙 Registers 🖾 b 📲 🕒 📘 🔂 💙 VECTOTAUGICONST ILUAL TA, CONST ILUAL TD, ILUAL TC, INT HUME T(0.0.0)B(0.0.0) T(1.0.0)B(0.0. Name int i = blockDim.x * blockIdx.x + threadIdx.x; 388 R5 4 888 R6 3149824 3149824 if (i < numElements)</pre> 1111 R7 4 C[i] = A[i] + B[i];1111 R8 1010 R9 0 888 R10 1060608 -271911904 388 R11 0 💿 n<mark>y</mark>idia.

Case Study of DGX SuperPOD for Large Scale Workloads





Choosing DGX? You're in Very Good Company

Thousands of leading companies deploy DGX today










Building Leading Edge AI in Every Industry

Thousands of successful DGX customer deployments to date

HEALTHCARE	CONSUMER INTERNET / IT	SUPERCOMPUTING	AUTOMOTIVE	FINANCIAL	
	SERVICES			SERVICES	
FUJIFILM	JD.COM		BMW GROUP		
Kings London	Microsoft		Ontinental 🖄	EXECUTION SERVICES INC.	
MERCK	NAVER CLOVA	T ILLINOIS NCSA National Center for Supercomputing Applications	FORD OTOSAN	>> BNY MELLON	
	RingCentral	NERSC Mational Farry Research Sommer Corputing Center	HONDA	BOREALIS AI	
OLYMPUS	servicenow			Deloitte.	
Paige	Tencent	Pacific Northwest	SUBARU	KENSHC	
Pfizer	MANUFACTURING	PITTSBURGH SUPERCOMPUTING CENTER	ΤΟΥΟΤΑ	Riskfuel	
	<mark>★</mark> ISHIDA	Sandia National Laboratories	VINFAST	us bank	
St. Jude Children's® Research Hospital	In the second se		zenseact		
VCSFCi ² center for intelligent imaging Department of Reducery & Stormetical Imaging	SONY				
Experient of holorogy & torrector integral	国家 Siliconware				
UNVERSITY OF ADMIDA HEALTH	wistron				

One Vísíon. One Goal... Advanced Computing for Human Advancement...










Building open-source language AI for Indian languages, including datasets, models, and applications.

To train and evaluate LLM models demands massive distributed computing power, clusters of accelerated-based hardware and memory, reliable and scalable machine learning frameworks, and fault-tolerant systems

Building AI models for Indic languages is challenging tasks specially training a Large Language models.

CDAC-C is Supporting AI4Barath With GPU compute on various research areas below for building Language models, datasets and applications for Indian Languages



One Vísíon. One Goal... Advanced Computing for Human Advancement...




Speech Recognition

Language Generation





Enterprise AI Workflows Developed on DGX Infrastructure









Exascale Computing

10010111001100

₩**₩₩₩₩₩** 🔊 💵 : M.

अर्वाभ्रअशिक्षयअष्ट

Advanced Computing For Human Advancement

Thank You !

Microprocessor and Quantum Computing

.....

.....

Al and Language Computing

IoE, Dependable and Secure Computing GenNext Applied Computing





